image1 image2 image3

HELLO I'M LiNuS|WELCOME TO MY PERSONAL BLOG|I LOVE TO DO CREATIVE THINGS|I PRESENT MY WORKS ON VLSI AND EMBEDDED

frequency divider by 2

f by 2


A D-flip flop's clock is driven with a input signal whose frequency is f(Hz) and its inverted output is given as feedback to its D-input such that it produces a signal a Q-output which has a frequency of f/2 Hz or twice the Time period of input signal.

f by 2 divider


Share this:

CONVERSATION

0 comments:

Post a Comment